15

20

25

- 1 -

ed by Express Mail
eccipt No. 1000 A DO A DO A
reught S79 F.R. 1.10.

#### SPECIFICATION

#### TITLE OF THE INVENTION

METHOD AND APPARATUS FOR COMPENSATING FOR DISTORTION IN RADIO APPARATUS

5 <u>BACKGROUND OF THE INVENTION</u>

This invention relates to a method and apparatus for compensating for distortion in a radio apparatus and, more particularly, to a distortion compensation method and distortion compensation apparatus for suppressing non-linear distortion of a transmission power amplifier in a radio apparatus and reducing leakage of power between adjacent channels.

Frequency resources have become tight in recent years and in wireless communications there is growing use of high-efficiency transmission using digital techniques. In instances where multilevel amplitude modulation is applied to wireless communications, a vital technique is one which can suppress non-linear distortion by linearizing the amplitude characteristic of the power amplifier on the transmitting side and reduce the leakage of power between adjacent channels. Also essential is a technique which compensates for the occurrence of distortion that arises when an attempt is made to improve power efficiency by using an amplifier that exhibits poor linearity.

Fig. 22 is a block diagram illustrating an example of a transmitting apparatus in a radio according to the prior art. Here a transmit-signal generator 1 transmits

a serial digital data sequence and a serial/parallel (S/P) converter 2 divides the digital data sequence alternately one bit at a time to convert the data to two sequences, namely an in-phase component signal (also referred to as an "I signal") and a quadrature component 5 signal (also referred to as a "Q signal"). A DA converter 3 converts the I and Q signals to respective analog baseband signals and inputs these to a quadrature modulator 4. The latter multiplies the input I and O signals (the transmit baseband signals) by a reference 10 carrier wave and a signal that has been phase-shifted relative to the reference carrier by 90° and sums the results of multiplication to thereby perform quadrature modulation and output the modulated signal. A frequency 15 converter 5 mixes the quadrature-modulated signal and a local oscillation signal to thereby effect a frequency conversion, and a transmission power amplifier 6 poweramplifies the carrier output from the frequency converter 5. The amplified signal is released into the atmosphere from an antenna 7.

In such a transmitting apparatus, the input/output characteristic [distortion function f(p)] of the transmission power amplifier is non-linear, as indicated by the dotted line in (a) of Fig. 23. Non-linear 25 distortion arises as a result of non-linear characteristics, and the frequency spectrum in the vicinity of a transmission frequency  $f_0$  develops side lobes, as shown in (b) of Fig. 23, leakage into the

25

adiacent channel occurs and this causes interference between adjacent channels. For this reason, the Cartesian-loop method and polar-loop method, etc., have been proposed as techniques for effecting distortion 5 compensation by feedback and these methods are used to suppress the distortion of power amplifiers.

Fig. 24 is a block diagram of a transmitting apparatus having a digital non-linear distortion compensating function that employs a DSP. Here a group 10 of digital data (a modulation signal) sent from the transmit-signal generator 1 is converted to two signal sequences, namely I and Q signals, by the S/P converter 2, and these signals enter a predistorter 8 constituted by a DSP. As illustrated in Fig. 25, the distortion compensator 8 functionally comprises a distortion 15 compensation coefficient memory 8a for storing distortion compensation coefficients h(pi) (i = 0 ~ 1023) conforming to power levels 0 ~ 1023 of the modulation signal; a predistortion unit 8b for subjecting the modulation signal to distortion compensation processing (predistortion) using a distortion compensation coefficient h(pi) that is in conformity with the level of the modulation signal; and a distortion compensation coefficient calculation unit 8c for comparing the modulation signal with a demodulated signal, which has been obtained by demodulation in a quadrature detector described later, and for calculating and updating the distortion

compensation coefficient h(pi) in such a manner that the difference between the compared signals will approach zero.

The distortion compensator 8 subjects the modulation signal to predistortion processing using the distortion compensation coefficient h(pi) that conforms to the level of the modulation signal, and inputs the processed signal to the DA converter 3. The latter converts the input I and Q signals to analog baseband 10 signals and applies the baseband signals to the quadrature modulator 4. The latter multiplies the input I and O signals by a reference carrier wave and a signal that has been phase-shifted relative to the reference carrier by 90°, respectively, and sums the results of multiplication to thereby perform quadrature modulation and output the modulated signal. The frequency converter 5 mixes the quadrature-modulated signal and a local oscillation signal to thereby effect a frequency conversion, and the transmission power amplifier 6 20 power-amplifies the carrier signal output from the frequency converter 5. The amplified signal is released into the atmosphere from the antenna 7. Part of the transmit signal is input to a frequency converter 10 via a directional coupler 9, whereby the signal undergoes a 25 frequency conversion and is input to a quadrature detector 11. The latter performs quadrature detection by multiplying the input signal by a reference carrier wave and a signal that has been phase-shifted relative

20

to the reference carrier by 90°, reproduces the I,  $\ensuremath{\text{Q}}$ signals of the baseband on the transmitting side and applies these signals to an AD converter 12. The latter converts the applied I and Q signals to digital data and inputs the digital data to a distortion compensator 8. By way of adaptive signal processing using the LMS (Least Mean Square) algorithm, the distortion compensator 8 compares the modulation signal with the demodulated obtained by demodulation in the quadrature 10 detector 11 and proceeds to calculate and update the distortion compensation coefficient h(pi) in such a manner that the difference between the compared signals will become zero. The modulation signal to be transmitted next is then subjected to predistortion processing using the updated distortion compensation coefficient and the processed signal is output. By thenceforth repeating this operation, non-linear distortion of the transmission power amplifier 6 is suppressed to reduce the leakage of power between adjacent channels.

Fig. 26 is a diagram useful in describing distortion compensation processing by an adaptive LMS. A multiplier (which corresponds to the predistortion unit 8b in Fig. 25) 15a multiplies the modulation signal 25 (the input baseband signal) x(t) by a distortion compensation coefficient  $h_{n-1}(p)$ . A transmission power amplifier 15b has a distortion function f(p). A feedback loop 15c feeds back the output signal y(t) from the transmission power amplifier and an arithmetic unit
(amplitude-to-power converter) 15d calculates the power
p [= x(t)²] of the modulation signal x(t). A distortion
compensation coefficient memory (which corresponds to

5 the distortion compensation coefficient memory %a of Fig.
25) 15e stores the distortion compensation coefficients
that conform to the power levels of the modulation
signal x(t). The memory 15e outputs the distortion
compensation coefficient h<sub>n-1</sub>(p) conforming to the power
10 p of the modulation signal x(t) and updates the
distortion compensation coefficient h<sub>n-1</sub>(p) by a
distortion compensation coefficient h<sub>n</sub>(p) found by the
IMS algorithm.

Reference characters 15f denote a complex-conjugate 15 signal output unit 15f. A subtractor 15g outputs the difference e(t) between the modulation signal x(t) and the feedback demodulated signal y(t), a multiplier 15h performs multiplication between e(t) and u'(t), a multiplier 15i performs multiplication between h, (p) 20 and y'(t), a multiplier 15j performs multiplication by a step-size parameter  $\mu$ , and an adder 15k adds  $h_{n-1}(p)$  and μe(t)u'(t). Reference characters 15m, 15n, 15p denote delay units. A delay time, which is equivalent to the length of time from the moment the transmit signal x(t)25 enters to the moment the feedback (demodulated) signal y(t) is input to the subtractor 15q, is added onto the input signal. The units 15f ~ 15j construct a rotation calculation unit 16. A signal that has sustained

distortion is indicated at u(t). The arithmetic operations performed by the arrangement set forth above are as follows:

$$h_{n}(p) = h_{n-1}(p) + \mu e(t)u^{*}(t)$$

$$e(t) = x(t) - y(t)$$

$$y(t) = h_{n-1}(p)x(t)f(p)$$

$$u(t) = x(t)f(p) = h^{*}_{n-1}(p)y(t)$$

$$P = |x(t)|^{2}$$

where x, y, f, h, u, e represent complex numbers and \* 10 signifies a complex conjugate. By executing the processing set forth above, the distortion compensation coefficient h(p) is updated so as to minimize the difference e(t) between the transmit signal x(t) and the feedback (demodulated) signal y(t), and the coefficient eventually converges to the optimum distortion compensation coefficient h(p) so that compensation is made for the distortion in the transmission power amplifier.

Fig. 27 is a diagram showing the overall 20 construction of a transmitting apparatus expressed by x(t) = I(t) + jQ(t). Components in Fig. 27 identical with those shown in Figs. 24 and 26 are designated by like reference characters.

As mentioned above, the principle of digital non-25 linear distortion compensation is to feed back and detect a carrier obtained by quadrature modulation by a modulating signal, digitally convert and compare the amplitudes of the modulating signal (transmit baseband

20

25

signal) and feedback signal (feedback baseband signal), and update the distortion compensation coefficient in real time based upon the comparison.

As indicated by a frequency spectrum FS1 in Fig. 28, a phenomenon (frequency asymmetric distortion) occurs in which the actual transmission power amplifier generates unnecessary radiation power that differs between positive and negative frequency regions with respect to a center frequency f. Further, frequency asymmetric 10 distortion differs depending upon individual differences among devices. The reason for this phenomenon is that the distortion function of a transmission power amplifier depends not only upon the instantaneous value p of input power but also upon the value of input power in the past.

With conventional distortion compensation processing (predistortion), distortion compensation coefficients are updated on the assumption that the distortion function f(p) is dependent solely upon the instantaneous value p of input power. As a consequence, a frequency spectrum FS2 in a case where conventional distortion compensation processing (predistortion) has been carried out becomes as shown in Fig. 28, and a problem which arises is that although a distortion suppression effect is obtained, the suppression effect is not satisfactory.

### SUMMARY OF THE INVENTION

Accordingly, an object of the present invention is

25

to so arrange it that frequency asymmetric distortion can be compensated for so that a satisfactory distortion suppression effect can manifest itself.

A further object of the present invention is 5 eliminate a variance in the distortion compensation effect caused by individual differences among devices.

In accordance with the present invention, distortion compensation coefficients for correcting distortion of a transmission power amplifier are stored in a memory, a distortion compensation coefficient 10 conforming to a present transmit signal and a past transmit signal is read out of the memory, distortion compensation processing is applied to the transmit signal using this distortion compensation coefficient, 15 the transmit signal to which distortion compensation processing has been applied is amplified and transmitted, and the distortion compensation coefficient is updated based upon the transmit signal before distortion compensation and an output signal from the transmission power amplifier. By thus obtaining a distortion compensation coefficient of the transmission power amplifier as a function of present and past transmit signals and applying compensation using this distortion compensation coefficient, frequency asymmetric distortion can be suppressed satisfactorily and a variance in the distortion compensation effect caused by individual differences among devices can be eliminated.

10

15

20

25

In this case, distortion compensation processing is executed upon reading one distortion compensation coefficient, which corresponds to a present transmit signal and a plurality of signals transmitted in the past, out of the memory.

Further, distortion compensation processing is executed upon reading a distortion compensation coefficient, which corresponds to a present transmit signal and a signal transmitted previously, out of the memory.

Further, distortion compensation processing is executed upon reading a distortion compensation coefficient, which corresponds to a present transmit signal and a difference between the present signal and a signal transmitted previously, out of the memory.

Further, distortion compensation processing is executed upon reading a distortion compensation coefficient, which corresponds to an instantaneous value of a present transmit signal and an envelope differential value, out of the memory.

Further, distortion compensation processing is executed upon reading a distortion compensation coefficient, which corresponds to a power value of a present transmit signal and a power value of signal transmitted in the past, out of the memory.

Further, distortion compensation processing is executed upon reading a distortion compensation coefficient, which corresponds to an amplitude value of

a present transmit signal and an amplitude value of signal transmitted in the past, out of the memory.

### BRIEF DESCRIPTION OF THE DRAWINGS

- Fig. 1 is a diagram showing the basic structure of the present invention;
  - Fig. 2 is a diagram showing the structure of a first embodiment of the present invention;
  - Fig. 3 is a diagram useful in describing a table of distortion compensation coefficients;
  - Fig. 4 is a frequency-spectrum characteristic diagram according to the present invention;
    - Fig. 5 is a characteristic chart of a transmit
      signal used in a simulation;
- Fig. 6 shows an amplitude characteristic of an
  15 amplifier;
  - Fig. 7 shows a phase characteristic of the
    amplifier;
    - Fig. 8 shows a simulation table of the amplifier;
- Fig. 9 shows an embodiment in which distortion
  20 compensation coefficients are updated in accordance with
  an LMS algorithm;
  - Fig. 10 shows an embodiment in which distortion compensation coefficients are updated in accordance with an RLS algorithm;
- 25 Fig. 11 shows a first modification of the first embodiment;
  - Fig. 12 is a diagram useful in describing a table of distortion compensation coefficients;

- Fig. 13 shows a second modification of the first embodiment;
- Fig. 14 shows a third modification of the first embodiment;
- Fig. 15 is a diagram useful in describing a table of distortion compensation coefficients;
  - Fig. 16 shows another structure of the third
    modification;
- Fig. 17 shows a further structure of the third 10 modification;
  - Fig. 18 is a diagram useful in describing a table of distortion compensation coefficients;
  - Fig. 19 is a diagram showing the structure of a second embodiment of the present invention;
- 15 Fig. 20 is a diagram useful in describing a table of distortion compensation coefficients according to the second embodiment;
  - Fig. 21 shows a first modification of the second embodiment:
- 20 Fig. 22 is a diagram showing the structure of a transmitting apparatus according to the prior art;
  - Fig. 23 is a diagram useful in describing a problem caused by non-linearity of a transmission power amplifier:
- 25 Fig. 24 is a diagram showing the structure of a transmitting apparatus having a digital non-linear distortion compensation function according to the prior art;

15

20

25

Fig. 25 is a diagram illustrating the function of a distortion compensator:

Fig. 26 is a diagram useful in describing the distortion compensation processing;

5 Fig. 27 is a diagram showing the overall structure of a transmitting apparatus according to the prior art; and

Fig. 28 shows a frequency spectrum characteristic according to the prior art.

# DESCRIPTION OF THE PREFFRRED EMBODIMENTS

(A) Basic structure of the present invention Fig. 1 is a diagram showing the basic structure of the present invention. Numeral 21 denotes a transmitsignal generator, 22 distortion compensation coefficient table (a memory such as a RAM) for storing distortion compensation coefficients that correct distortion of the transmission power amplifier, and 23 an address generator, which has a delay unit DLC that stores a present transmit-signal value and one or more past transmit-signal values, for outputting an address signal of the distortion compensation coefficient table (RAM) on the basis of these signal values. Numeral 24 denotes a distortion compensation application unit for applying distortion compensation processing to the transmit signal using the present transmit-signal value and one or more past transmit-signal values, 25 a distortion compensation coefficient updating unit for updating distortion compensation coefficients and storing them in

10

15

20

25

the distortion compensation coefficient table 22, 26 a modulator for modulating the transmit signal, 27 a transmission power amplifier, 28 an antenna, 29 a directional coupler for branching part of the output signal of the transmission power amplifier, and 30 a demodulator for demodulating the output signal of the transmission power amplifier.

Initial values of distortion compensation coefficients for correcting distortion of the transmission power amplifier 27 are stored in the memory 23 in advance. If a transmit signal is generated by the transmit-signal generator 21, the address generator 23 generates an address A corresponding to the present transmit signal and a past transmit signal, reads out a distortion compensation coefficient from this address and inputs the coefficient to the distortion compensation application unit 24. The latter applies distortion compensation processing to the transmit signal using this distortion compensation coefficient and outputs the processed signal. The modulator 26 modulates the transmit signal that has been compensated for distortion, and the transmission power amplifier 27 amplifies the modulated signal and transmits it from an antenna 28. The demodulator 30 demodulates the output signal of the transmission power amplifier 27 that enters from the directional coupler 29 and inputs the demodulated signal to the distortion compensation coefficient updating unit 25. The latter updates the

10

15

above-mentioned distortion compensation coefficient in such a manner that the difference between the transmit signal before distortion compensation and the demodulated signal becomes zero and stores the updated coefficient at the address A.

#### (B) First embodiment

Fig. 2 is a diagram showing the structure of a first embodiment of the present invention. This is an example in which a distortion compensation scheme in a complex baseband system is adopted as the distortion compensation scheme. Components identical with those of the first embodiment are designated by like reference characters. The first embodiment is an example in which a distortion compensation coefficient is found as a function of power p(t) of the present transmit signal and a difference  $\Delta p$  between present transmission power and the transmission power that preceded it.

Numeral 31 denotes a serial/parallel (S/P)

converter 2 for dividing serial data, which is output

20 from the transmit-signal generator 21, alternately one
bit at a time to convert the data to two sequences,
namely an in-phase component signal (I signal) and a
quadrature component signal (Q signal). Numeral 32
denotes a DA converter for converting, to analog signals,

25 the distortion-compensated quadrature signals (I and Q
signals) output from the distortion compensation
application unit 24. Numeral 33 denotes an AD converter
for converting, to digital signals, quadrature-

10

15

20

demodulated signals (I' and Q' signals) output from the demodulator 30.

Complex-number distortion compensation coefficients  $h[p(t),\Delta p)$  are stored in the distortion compensation coefficient table 22 in correspondence with combinations of p(t) and  $\Delta p$ , as shown in Fig. 3, where p(t) represents the present transmission signal power, p(t-1) the transmission power value that preceded it and  $\Delta p$  [= p(t) - p(t-1)] the difference between these power values.

The address generator 23 has an amplitude-to-power converter 23a for calculating the power value of the transmit signal in accordance with  $p(t) = I(t)^2 + Q(t)^2$ ,; a delay circuit 23b for outputting a power value p(t-1) that is earlier by a time  $\Delta t$ ; an address calculation unit 23c, to which (p), p(t-1) are input, for generating an address A  $[p(t), \Delta p]$ , where p(t) represents a highorder address and p(t) after a time p(t) and p(t) and p(t) after a time p(t)

The distortion compensation application unit 24 subjects the quadrature signal to distortion compensation processing by executing complex multiplication between the quadrature signal I+jQ and 25 distortion compensation coefficient h<sub>n-1</sub>[p(t),Δp] that has been read out from the address A [p(t),Δp]. On the assumption that the distortion compensation coefficient h[p(t),Δp] that has been stored at address A [p(t),Δp]

10

15

20

25

is  $h_i\!+\!jh_q$ , the distortion compensation application unit 24 performs the following operation:

$$(I+jQ) \times (h_i+jh_a)$$

and output a distortion-compensated quadrature signal

$$(I \cdot h_i - Q \cdot h_q) + j(I \cdot h_q + Q \cdot h_i)$$

The distortion compensation coefficient updating unit 25 updates the distortion compensation coefficient  $h_{\scriptscriptstyle n-1}[\,p(t)\,,\Delta p\,]\text{,}$  which has been read out from the address A  $[p(t), \Delta p]$ , by adaptive signal processing using the LMS algorithm or RLS algorithm in such a manner that the difference between the quadrature signal before distortion compensation and the demodulated signal that is output from the demodulator (quadrature detector) 30 will become zero  $\{h_{n-1}[p(t),\Delta p] \rightarrow h_n[p(t),\Delta p]\}$ , and stores the distortion compensation coefficient  $h_{\text{m}}[p(t),\Delta p]$  after updating at the original address A  $[p(t), \Delta p]$ . That is, in the distortion compensation coefficient updating unit 25, the delay circuit 41 delays the quadrature signal, which is output from the S/P converter 31, for a predetermined period of time, a subtractor 42 outputs an error e(t) between the quadrature signal x(t) = I(t)+jQ(t) and the feedback demodulated signal y(t) = I(t)'+jQ(t)', a rotation calculation unit 43 applies rotation calculation to the error signal e(t), a delay circuit 44 delays the distortion compensation coefficient  $h_{n-1}[p(t), \Delta p]$  for a predetermined period of time, and an adder 45 adds the result of the rotation calculation and the distortion

10

15

20

25

compensation coefficient  $h_{n-1}[p(t),\Delta p]$  and stores the updated distortion compensation coefficient  $h_n[p(t),\Delta p]$  at the memory address A  $[p(t),\Delta p]$ .

Now to describe overall processing, initial values of distortion compensation coefficients  $h[p(t), \Delta p]$  are stored in the distortion compensation coefficient table 22 in advance in correspondence with combinations of p(t) and  $\Delta p$ . If a transmit signal is generated by the transmit-signal generator 21 under these conditions, the S/P converter 31 converts the transmit signal to a quadrature signal composed of an in-phase signal component (I signal) and quadrature component signal (Q signal) and inputs the result to the address generator 23, distortion compensation application unit 24 and distortion compensation coefficient updating unit 25. The address generator 23 calculates the power value p(t) of the transmit signal from the quadrature signal, calculates the difference  $\Delta p$  between the present power value and the power value that preceded it, generates the address A  $[p(t), \Delta p]$ , where p(t) is the high-order address and Ap the low-order address, reads the distortion compensation coefficient  $h_{n-1}[p(t), \Delta p]$  out of the distortion compensation coefficient table 22 and inputs this coefficient to the distortion compensation application unit 24. The latter applies distortion compensation processing to the quadrature signal by executing the calculation of Equation (1). The DA converter 32 converts each component of the distortion-

15

20

compensated quadrature signal to an analog signal, the quadrature modulator 26 applies quadrature modulation to the distortion-compensated quadrature signal, and the transmission power amplifier 27 amplifies the

5 quadrature-modulated signal and transmits the amplified signal from the antenna 28.

The demodulator (quadrature detector) 30 demodulates the output signal of the transmission power amplifier 27 that enters from the directional coupler 29, and the AD converter 33 converts the components of the demodulated signal to digital signals and inputs the digital signals to the distortion compensation coefficient updating unit 25. The latter updates the distortion compensation coefficient by adaptive signal processing in such a manner that the difference between the quadrature signal before distortion compensation and the demodulated signal becomes zero  $\{h_{n-1}[p(t),\Delta p] \rightarrow$  $h_n[p(t),\Delta p]$ , and stores the distortion compensation coefficient  $h_n[p(t), \Delta p]$  at the address A  $[p(t), \Delta p]$ indicated by the delay circuit 23d. The above operation is then repeated so that the distortion compensation coefficient will converge to a constant value.

Fig. 4 shows the results of a simulation of a frequency spectrum FS3 according to this embodiment.

25 Here side lobes are suppressed. FS1 shows a spectrum characteristic in a case where distortion compensation processing is not executed, and FS2 shows a spectrum

10

15

20

25

characteristic in a case where conventional distortion compensation processing has been executed.

In the simulation, a 60-code (60-channel) multiplexed signal is used as the transmit signal, the peak value of the code-multiplexed signal is suppressed at 13.5 codes and the code-multiplexed signal is filtered by a route Nyquist filter the roll-off factor  $\alpha$  of which is 0.22, as shown in Fig. 5, in order to observe the effects of linearization in a case where the apparatus is applied to a W-CDMA scheme. The chip frequency is 4.096 Mbps and the carrier rate is 64 kbps.

Further, the characteristic of normalized input power vs. gain of the amplifier used in the simulation is illustrated in Fig. 6, and the characteristic of normalized input power vs. phase of the amplifier is illustrated in Fig. 7. The amplifier starts to saturate from the vicinity of -6 dB, as will be understood from the characteristic of input power vs. gain. The model of this amplifier is depicted in Fig. 8. According to the model, a gain fluctuation function g(v) conforming to the time differential value v of an input envelope signal is introduced, and it is assumed that a signal y(t), which is obtained by multiplying, by g(v), an input signal x(t) that has undergone distortion f(p) (where p represents transmission power), is output from the amplifier. That is, the simulation is carried out assuming that amplifier distortion is dependent upon

15

20

p (=  $|x|^2$ ), x'(t). The gain fluctuation function g(v) is given by the following equation, where r represents a gain fluctuation coefficient and is equal to 0.1:

$$g(v) = \begin{cases} 1+r & v < -1 \\ 1-r\sin(\frac{\pi}{2}v) & |v| \le 1 \\ 1-r & v > 1 \end{cases}$$
 (2)

- (a) Embodiment for case where distortion compensation coefficient is updated by LMS algorithm
- Fig. 9 shows an example in which the distortion compensation coefficient updating unit 25 of the first 10 embodiment is implemented so as to update distortion compensation coefficients by adaptive signal processing based upon the LMS algorithm. Components in the embodiment of Fig. 9 identical with those of the first embodiment of Fig. 2 are designated by like reference characters. This embodiment differs in the following respects:
  - (1) The rotation calculation unit 43 of the distortion compensation coefficient updating unit 25 is constructed so as to update coefficients in accordance with the LMS algorithm.
  - (2) An arithmetic unit 23c' for calculating the difference  $\Delta p$  [=  $p(t)-p(t-\Delta t)$ ] between the present power value and the power value that preceded it is provided instead of the DSP 23c of the address generator 23.
- 25 In the rotation calculation unit 43, a complexconjugate signal output unit 43a outputs a complexconjugate signal y'(t) of the demodulated signal y(t), a

10

15

multiplier 43b performs multiplication between the distortion compensation coefficient  $h_{n-1}[(p),\Delta p]$  and y't) and outputs a complex-conjugate signal u'(t) of u(t), a multiplier 43c performs multiplication between the error signal e(t) and u'(t), and a multiplier 43d performs multiplication by a step-size parameter  $\mu$  and outputs  $\mu e$ (t)u'(t).

The distortion compensation coefficient updating unit 25 updates the distortion compensation coefficient in accordance with the following LMS algorithm:

$$\begin{split} h_n[p(t),\Delta p] &= h_{n-1}[p(t),\Delta p] + \mu \cdot e(t)u^*(t) \quad (3) \\ e(t) &= x(t) - y(t) \\ u(t) &= x(t) \cdot f[p(t),\Delta p] \\ &\approx h^*_{n-1}[p(t),\Delta p] \cdot y(t) \\ y(t) &= h_{n-1}[p(t),\Delta p] \cdot x(t) \cdot f[p(t),\Delta p] \\ p(t) &= |x(t)|^2 \end{split}$$

where x, y, f, h, u and e are complex numbers.

 $\Delta p = p(t-1)-p(t)$ 

More specifically, the distortion compensation coefficient is updated in accordance with Equation (3) and the updated distortion compensation coefficient  $h_n[p(t),\Delta p]$  is stored in the distortion compensation coefficient table 22 instead of the distortion compensation coefficient  $h_{n-1}[p(t),\Delta p]$  that prevailed prior to updating.

(b) Embodiment for case where distortion compensation coefficient is updated by RLS algorithm

10

15

Fig. 10 shows an example in which the distortion compensation coefficient updating unit 25 of the first embodiment is implemented so as to update distortion compensation coefficients by adaptive signal processing based upon the RLS algorithm. Components in the embodiment of Fig. 10 identical with those of the first embodiment of Fig. 2 are designated by like reference characters. This embodiment differs in the following respects:

- (1) The rotation calculation unit 43 of the distortion compensation coefficient updating unit is constructed so as to update coefficients in accordance with the RLS algorithm.
- (2) The arithmetic unit 23c' for calculating the difference  $\Delta p$  [=  $p(t)-p(t-\Delta t)$ ] between the present power value and the power value that preceded it is provided instead of the DSP 23c of the address generator 23.

In the rotation calculation unit 43, a complexconjugate signal output unit 43a' outputs a complex20 conjugate signal h<sub>n-1</sub>'[p(t),Δp] of the distortion
compensation coefficient h<sub>n-1</sub>[p(t),Δp], a multiplier 43b'
performs multiplication between the demodulated signal
y(t) and the signal h<sub>n-1</sub>'[(p),Δp] and outputs u(t), a
complex-conjugate signal output unit 43c' outputs a
25 complex-conjugate signal u'(t) of u(t), a multiplier 43d'
performs multiplication between P(t-1) and 1/λ, a
multiplier 43e' performs the multiplication

25

 $T(t) = \lambda^{-1} \cdot P(t-1) \cdot u(t), \text{ a multiplier 43f' performs the}$  multiplication u'(t)  $\cdot T(t-1)$  and outputs the product, an adder 43g' calculates  $[v+u'(t) \cdot T(t)]$  and outputs the result, a divider 43h' calculates K(t) =

- 5 T(t)/[v+u'(t)·T(t)], a complex-conjugate signal output unit 43i' outputs a complex-conjugate signal T'(t) of T(t), a multiplier 43j' calculates K(t)·T'(t) and outputs the result, an adder 43k' calculates P(t) = λ<sup>-1</sup>·P(t-1)-K(t)·T'(t), a complex-conjugate signal output unit 43m'
  - outputs a complex-conjugate signal K'(t) of K(t), and a multiplier 43n' calculates e(t) \*K\*(t) and outputs the result.

The distortion compensation coefficient updating unit 25 updates the distortion compensation coefficient in accordance with the following RLS algorithm:

$$h_n[p(t), \Delta p] = h_{n-1}[p(t), \Delta p] + e(t) \cdot K^*(t)$$
 (4)

$$K(t) = T(t)/[v+u*(t)\cdot T(t)]$$

$$P(t) = \lambda^{-1} \cdot P(t-1) - K(t) \cdot T^*(t)$$

$$T(t) = \lambda^{-1} \cdot P(t-1) \cdot u(t)$$

$$e(t) = x(t)-y(t)$$

$$u(t) = x(t) \cdot f[p(t), \Delta p]$$

$$\approx h_{n-1}^*[p(t),\Delta p]\cdot y(t)$$

$$y(t) = h_{n-1}[p(t), \Delta p] \cdot x(t) \cdot f[p(t), \Delta p]$$

$$p(t) = |x(t)|^2$$

$$\Delta p = p(t-1)-p(t)$$

where x, y, f, h, u, e, K, P and T are complex numbers.

More specifically, the distortion compensation coefficient is updated in accordance with Equation (4)

10

15

20

and the updated distortion compensation coefficient  $h_n[p(t), \Delta p]$  is stored in the distortion compensation coefficient table 22 instead of the distortion compensation coefficient  $h_{n-1}[p(t),\Delta p]$  that prevailed prior to updating. The RLS algorithm has a convergence characteristic superior to that of the LMS algorithm and makes it possible to achieve convergence of the distortion compensation coefficient at high speed.

## (c) First modification

- In the first embodiment, it is assumed that a distortion compensation coefficient is a function of p(t),  $\Delta p$ , and the distortion compensation coefficient is stored in the distortion compensation coefficient table 22 at an address A  $[p(t), \Delta p]$  corresponding to  $p(t), \Delta p$ . However, an arrangement can be adopted in which it is assumed that a distortion compensation coefficient is a function of p(t), P(t-1), and the distortion compensation coefficient is stored in the distortion compensation coefficient table 22 at an address A [p(t),p(t-1)] corresponding to P(t), P(t-1). Fig. 11 is a diagram showing the structure of this first
- modification. This modification differs from the first embodiment of Fig. 2 in the following respects:
- (1) The DSP 23c is eliminated from the address 25 generator 23, the latter generates the address A [p(t),p(t-1)] in which p(t) is the high-order address and p(t-1) the low-order address, and the delay circuit 23d generates the address A [p(t),p(t-1)] after a

15

20

25

predetermined time At.

(2) The distortion compensation coefficient table 22 is constructed as shown in Fig. 12 and distortion compensation coefficients h[p(t),p(t-1)] are stored at addresses A [p(t),p(t-1)] conforming to present and preceding power values P(t), P(t-1).

Initial values of distortion compensation coefficients h[p(t),p(t-1)] are stored in the distortion compensation coefficient table 22 in advance in 10 correspondence with combinations of p(t) and p(t-1). If a transmit signal is generated by the transmit-signal generator 21 under these conditions, the S/P converter 31 converts the transmit signal to a quadrature signal composed of an in-phase signal component (I signal) and quadrature component signal (Q signal) and inputs the result to the address generator 23, distortion compensation application unit 24 and distortion compensation coefficient updating unit 25. The address generator 23 calculates the power value p(t) of the transmit signal from the quadrature signal, generates the address A [p(t),p(t-1)], where p(t) is the highorder address and the power p(t-1) preceding it is the low-order address, reads the distortion compensation coefficient  $h_{n-1}[p(t),p(t-1)]$  out of the distortion compensation coefficient table 22 and inputs this coefficient to the distortion compensation application unit 24. The latter applies distortion compensation processing to the quadrature signal by executing the

10

15

20

25

calculation of Equation (1). The DA converter 32 converts each component of the distortion-compensated quadrature signal to an analog signal, the quadrature modulator 26 applies quadrature modulation to the distortion-compensated quadrature signal, and the transmission power amplifier 27 amplifies the quadrature-modulated signal and transmits the amplified signal from the antenna 28.

The demodulator (quadrature detector) 30 demodulates the output signal of the transmission power amplifier 27 that enters from the directional coupler 29, and the AD converter 33 converts the components of the demodulated signal to digital signals and inputs the digital signals to the distortion compensation coefficient updating unit 25. The latter updates the distortion compensation coefficient by adaptive signal processing in such a manner that the difference between the quadrature signal before distortion compensation and the demodulated signal becomes zero  $\{h_{n-1}[p(t),p(t-1)] \rightarrow$  $h_n[p(t),p(t-1)]$ , and stores the distortion compensation coefficient  $h_n[p(t),p(t-1)]$  at the address A [p(t),p(t-1)] indicated by the delay circuit 23d. above operation is then repeated so that the distortion compensation coefficient will converge to a constant value.

### (C) Second modification

In the first embodiment, it is assumed that a distortion compensation coefficient is a function of

10

15

20

25

p(t),  $\Delta p$ , and the distortion compensation coefficient is stored at an address A  $[p(t),\Delta p]$  corresponding to p(t),  $\Delta p$  in the distortion compensation coefficient table 22. However, an arrangement can be adopted in which it is assumed that a distortion compensation coefficient is a function of power p(t) and a differential value p(t) of the envelope thereof, and the distortion compensation coefficient is stored in the distortion compensation coefficient table 22 at an address A [p(t),p(t)] corresponding to P(t), P(t). Fig. 13 is a diagram showing the structure of this second modification. This modification differs from the first embodiment of Fig. 2 in the following respects:

- (1) The address generator 23 is provided with an arithmetic unit (implemented by a DSP) for calculating the differential value of the envelope, the latter generates the address A [p(t),p(t)'] in which the power value p(t) of the present transmit signal is the high-order address and the differential value p(t)' is the low-order address, and the delay circuit 23d generates the address A [p(t),p(t)'] after a predetermined time  $\Delta t$ .
- (2) Distortion compensation coefficients h[p(t),p(t)'] are stored in the distortion compensation coefficient table 22 at addresses A[p(t),p(t)'] conforming to the present power value P(t) and the differential value p(t)'.

Initial values of distortion compensation coefficients h[p(t),p(t)'] are stored in the distortion

25

compensation coefficient table 22 in advance in correspondence with combinations of p(t) and p(t)'. If a transmit signal is generated by the transmit-signal generator 21 under these conditions, the S/P converter 31 converts the transmit signal to a quadrature signal 5 composed of an in-phase signal component (I signal) and quadrature component signal (Q signal) and inputs the result to the address generator 23, distortion compensation application unit 24 and distortion 10 compensation coefficient updating unit 25. The address generator 23 calculates the power value p(t) of the transmit signal from the quadrature signal, generates the address A [p(t), p(t)'], where p(t) is the highorder address and the differential value power p(t)' of the envelope of the transmission power is the low-order 15 address, reads the distortion compensation coefficient  $h_{n-1}[p(t), p(t)']$  out of the distortion compensation coefficient table 22 and inputs this coefficient to the distortion compensation application unit 24. The latter applies distortion compensation processing to the quadrature signal by executing the calculation of Equation (1). The DA converter 32 converts each component of the distortion-compensated quadrature signal to an analog signal, the quadrature modulator 26 applies quadrature modulation to the distortioncompensated quadrature signal, and the transmission power amplifier 27 amplifies the quadrature-modulated signal and transmits the amplified signal from the

10

15

20

25

antenna 28. The demodulator (quadrature detector) 30 demodulates the output signal of the transmission power amplifier 27 that enters from the directional coupler 29, and the AD converter 33 converts the components of the demodulated signal to digital signals and inputs the digital signals to the distortion compensation coefficient updating unit 25. The latter updates the distortion compensation coefficient by adaptive signal processing in such a manner that the difference between the quadrature signal before distortion compensation and the demodulated signal becomes zero  $\{h_{n-1}[p(t),p(t)'] \rightarrow h_n[p(t),p(t)']\}$ , and stores the distortion compensation coefficient  $h_n[p(t),p(t)']$  at the address indicated by the delay circuit 23d.

#### (e) Third modification

In the first embodiment, a distortion compensation coefficient is decided based upon present power value and the power value that preceded it. However, a distortion compensation coefficient can be decided based upon the power value of the present transmit signal and the power values of a plurality of past transmit signals, such as the present power value and the two power values that preceded it. Fig. 14 is a diagram showing the structure of the third modification. This modification differs from the first embodiment of Fig. 2 in the following respects:

(1) The DSP 23c is eliminated from the address generator 23, a delay circuit 23b' for storing the

preceding power value p(t-1) and the power value p(t-2) that preceded it is provided instead, the latter generates the address A [p(t),p(t-1)p(t-2)] in which p(t) is the high-order address, p(t-1) the medium-order address and p(t-2) the low-order address, and the delay circuit 23d generates the address A [p(t),p(t-1),p(t-2)] after a predetermined time  $\Delta t$ .

(2) The distortion compensation coefficient table 22 is constructed as shown in Fig. 15 and distortion 10 compensation coefficients h[p(t),p(t-1),p(t-2)] are stored at addresses A [p(t),p(t-1),p(t-2)] conforming to present, last and before-last power values P(t), P(t-1) and p(t-2).

·Other structure of third modification

Fig. 16 is a diagram showing another structure of the third modification. This modification differs from the first embodiment of Fig. 2 in the following respects:

- (1) The address generator 23 is provided with a 20 delay circuit 23b' for storing the preceding power value p(t-1) and the power value p(t-2) that preceded it, and with an arithmetic unit 23e for weighting the power values p(t-1), p(t-2) and combining them  $[\sum = w_0 p(t-1) + w_1 p(t-2)].$
- 25 (2) Address A [p(t),∑], in which the present power value p(t) is the high-order address and the combined value is the low-order address, is generated, and address A [p(t),∑] is generated by the delay circuit 23d

15

25

after a predetermined time  $\Delta t$ .

- (3) Distortion compensation coefficients h[p(t), ∑] are stored in the distortion compensation coefficient table 22 at addresses A [p(t),∑] conforming to the 5 present power value P(t) and the combined value ∑.
  - .Other structure of third modification
  - Fig. 17 is a diagram showing another structure of the third modification. This modification differs from the first embodiment of Fig. 2 in the following respects:
  - (1) The DSP 23c is eliminated from the address generator 23 and the latter is instead provided with the delay circuit 23b' for storing the preceding power value p(t-1) and the power value p(t-2) that preceded it, the arithmetic unit 23c' for calculating the difference  $\Delta p$  between the present power value and the power value that preceded it, and an arithmetic unit 23c" for obtaining the difference  $\Delta p$ ' between the two preceding power values.
- 20 (2) Address A [p(t), Δp,Δp'], in which p(t) is the high-order address, Δp the medium-order address and Δp' the low-order address, is generated, and address A [p(t),p(t-1)] is generated by the delay circuit 23d after a predetermined time Δt.
  - (3) The distortion compensation coefficient table 22 is constructed as shown in Fig. 18 and distortion compensation coefficients  $h[p(t), \Delta p, \Delta p']$  are stored at addresses A  $[p(t), \Delta p, \Delta p']$  conforming to  $p(t), \Delta p, \Delta p'$ .

## (C) Second embodiment

Fig. 19 is a diagram showing the structure of a second embodiment of the present invention. This is an example in which a distortion compensation scheme 5 (Cartesian-loop scheme) in a rectangular coordinate system is adopted as the distortion compensation scheme. Components identical with those shown in Fig. 1 are designated by like reference characters. The second embodiment is an example in which a distortion 10 compensation coefficient is found as a function of amplitude of the present transmit signal and the difference between the amplitudes of the present transmit signal and of the transmit signal that preceded it.

Numeral 31 denotes the serial/parallel (S/P) converter 2 for dividing serial data, which is output from the transmit-signal generator 21, alternately one bit at a time to convert the data to two sequences, namely an in-phase component signal (I signal) and a 20 quadrature component signal (Q signal). Numeral 32 denotes the DA converter for converting, to analog signals, the distortion-compensated quadrature signals (I and Q signals) output from the distortion compensation application unit 24. Numeral 33 denotes 25 the AD converter for converting, to digital signals, quadrature-demodulated signals (I' and Q' signals) output from the demodulator 30. Numeral 34 denotes a phase rotator, to which the output of the quadrature

10

15

20

modulator 26 and the output of the transmission power amplifier 27 are input, for eliminating phase rotation produced by the amplifier. The quadrature detector 30 demodulates and outputs the signal from which phase rotation has been eliminated.

The distortion compensation coefficient table 22 has tables corresponding to the real and imaginary parts of a distortion compensation coefficient. Assume that I(t), O(t) represent the amplitudes of the in-phase and quadrature components of the present transmit signal, I(t-1), Q(t-1) the amplitudes of the in-phase and quadrature components of the preceding transmit signal, and  $\Delta i = I(t)-I(t-1)$ ,  $\Delta q = Q(t)-Q(t-1)$  the differences between these amplitudes. The real part hi[I(t), Ai] of a distortion compensation coefficient has been stored in the real-part table in correspondence with a combination of I(t) and Δi, as shown in Fig. 20(a), and the imaginary part  $hq[Q(t), \Delta q]$  of the distortion compensation coefficient has been stored in the imaginary-part table in correspondence with a combination of Q(t) and  $\Delta q$ , as shown in Fig. 20(b).

In the address generator 23, delay circuits 23g,
23h respectively output amplitudes I(t-1), Q(t-1) that
prevailed a time Δt earlier, an arithmetic unit 23i
25 performs the calculation Δi = I(t-1)-I(t), an arithmetic
unit 23j performs the calculation Δq = Q(t-1)-Q(t), and
a delay circuit 23k delays I(t), Q(t), Δi, Δq by the
predetermined time Δt. Here I(t), Δi become the high-

10

15

20

25

order and low-order addresses of an address Ai [I(t), $\Delta$ i] of the real-part table, and Q(t),  $\Delta$ q become the high-order and low-order addresses of an address Aq [Q(t), $\Delta$ q] of the imaginary-part table.

The distortion compensation application unit 24, which has two adders AD1, AD2 for the in-phase and quadrature components, adds the components I(t), Q(t) of the quadrature signal and distortion compensation coefficients  $hi[I(t),\Delta i]$ ,  $hq[Q(t),\Delta q]$ , which have been read from the addresses Ai  $[I(t),\Delta i]$ , Aq  $[Q(t),\Delta q]$ , thereby applying distortion compensation to each component of the quadrature signal. In other words, the distortion compensation application unit 24 outputs the following:

 $I(t) + hi[I(t), \Delta i], Q(t) + hq[Q(t), \Delta q]$  (5)

The distortion compensation coefficient updating unit 25 updates distortion compensation coefficients  $\operatorname{hi}_{n-1}[\operatorname{I}(t),\Delta i]$ ,  $\operatorname{hq}_{n-1}[\operatorname{Q}(t),\Delta q]$ , which have been read from the addresses  $\operatorname{Ai}[\operatorname{I}(t),\Delta i]$ ,  $\operatorname{Aq}[\operatorname{Q}(t),\Delta q]$ , in such a manner that the difference between the quadrature signal before compensation and the demodulated signal output from the demodulator (quadrature detector) 30 will become zero  $\{\operatorname{hi}_{n-1}[\operatorname{I}(t),\Delta i] \to \operatorname{hi}_n[\operatorname{I}(t),\Delta i], \operatorname{hq}_{n-1}[\operatorname{Q}(t),\Delta q] \to \operatorname{hq}_n[\operatorname{Q}(t),\Delta q]\}$ 

and stores the updated distortion compensation coefficients  $\text{hi}_n[I(t),\Delta i]$ ,  $\text{hq}_n[Q(t),\Delta q]$  at the original

addresses Ai  $[I(t), \Delta i]$ , Aq  $[Q(t), \Delta q]$ .

More specifically, in the distortion compensation

coefficient updating unit 25, a delay circuit 51 delays the quadrature signal, which is output from the S/P converter 31, for a predetermined period of time, subtractors 52a, 52b output an error ei(t) [= I(t)-

- subtractors 52a, 52b output an error ei(t) [= I(t)
  I(t)'] and an error eq(t) [= Q(t)-Q(t)'] between the inphase components and quadrature components of the
   quadrature signal x(t) = [I(t)+jQ(t)] and feedback
   demodulated signal y(t) = [I(t)'+jQ(t)'], multipliers
   53a, 53b multiply each of the error signals by a

  10 constant G, a delay circuit 54 delays the distortion
   compensation coefficients hi<sub>n-1</sub>[I(t),Δi], hq<sub>n-1</sub>[Q(t),Δq]
   for a predetermined period of time, adders 55a, 55b
   perform the operations indicated by the following
   equations to thereby update the distortion compensation

  15 coefficients:
  - $hi_n[I(t),\Delta i] = G \cdot ei(t) + hi_{n-1}[I(t),\Delta i]$  (6)
  - $hq_n [Q(t), \Delta q] = G \cdot eq(t) + hq_{n-1}[Q(t), \Delta q]$  (7)

and stores the updated distortion compensation coefficients  $\operatorname{hi}_n[I(t),\Delta i]$ ,  $\operatorname{hq}_n[Q(t),\Delta q]$  at the original addresses Ai  $[I(t),\Delta i]$ , Aq  $[Q(t),\Delta q]$ .

To describe overall processing, initial values of a real parts hi[I(t),Δi] and imaginary parts hq[Q(t),Δq] of distortion compensation coefficients are stored in the real-part table and imaginary-part table of the distortion compensation coefficient table 22 in advance in correspondence with combinations of I(t) and Δi and combinations of Q(t) and Δq.

If a transmit signal is generated by the transmit-

signal generator 21 under these conditions, the S/P converter 31 converts the transmit signal to a quadrature signal composed of an in-phase signal component (I signal) and quadrature component signal (Q 5 signal) and inputs the result to the address generator 23, distortion compensation application unit 24 and distortion compensation coefficient updating unit 25. The address generator 23 generates addresses Ai [I(t), $\Delta i$ ], Aq [Q(t), $\Delta q$ ] of the real-part table and 10 imaginary-part table of distortion compensation coefficient table 22 from the quadrature signal, reads distortion compensation coefficients  $hi_{n-1}[I(t),\Delta i]$ ,  $hq_{n-1}[Q(t),\Delta q]$  from the tables and inputs these coefficients to the distortion compensation application unit 24. The latter applies distortion compensation 15 processing to the quadrature signal by executing the calculation of Equation (5). The DA converter 32 converts each component of the distortion-compensated quadrature signal to an analog signal, the quadrature modulator 26 applies quadrature modulation to the distortion-compensated quadrature signal, and the transmission power amplifier 27 amplifies the quadrature-modulated signal and transmits the amplified signal from the antenna 28.

25 The phase rotator 34 eliminates phase rotation, which has been produced by the transmission power amplifier 27, from the output signal of this amplifier, the quadrature detector 30 demodulates the signal from

10

value.

which phase rotation has been eliminated, and the AD converter 33 converts the components of the demodulated signal to digital signals and inputs the digital signals to the distortion compensation coefficient updating unit 25. The latter updates the distortion compensation coefficient in such a manner that the differences between the components of the quadrature signal before distortion compensation and of the demodulated signal become zero and stores the updated distortion compensation coefficients  $\text{hi}_n[\text{I}(t),\Delta i]$ ,  $\text{hq}_n[\text{Q}(t),\Delta q]$  at the original addresses  $\text{Ai}[\text{I}(t),\Delta i]$ ,  $\text{Aq}[\text{Q}(t),\Delta q]$ . The above operation is then repeated so that the distortion compensation coefficient will converge to a constant

15 In the foregoing, when the in-phase component of a distortion compensation coefficient is a function of I(t),  $\Delta i$ , the quadrature component is made a function of Q(t),  $\Delta q$ , the real-number part of the distortion compensation coefficient is stored at an address 20 corresponding to I(t),  $\Delta i$  of the real-part table and the imaginary-number part of the distortion compensation coefficient is stored at an address corresponding to Q(t),  $\Delta q$  of the imaginary-part table. However, an arrangement can be adopted in which the in-phase 25 component of the distortion compensation coefficient is made a function of I(t), I(t-1), the quadrature component is made a function of Q(t), Q(t-1), the realnumber part of the distortion compensation coefficient

10

15

20

25

is stored at an address corresponding to I(t), I(t-1) of the real-part table and the imaginary-number part of the distortion compensation coefficient is stored at an address corresponding to Q(t), Q(t-1) of the imaginary-part table.

- (a) First modification of the second embodiment In the second embodiment, it is assumed that a distortion compensation coefficient is a function of amplitudes I, Q of a transmit signal and differences Ai, Aq between present amplitude and preceding amplitude of the transmit signal. However, an arrangement can be adopted in which it is assumed that a distortion compensation coefficient is a function of present amplitudes Q(t), I(t) and preceding amplitudes I(t-1), Q(t-1), and the distortion compensation coefficient conforming to the present amplitude and amplitude preceding it is stored in the distortion compensation coefficient table 22. Fig. 21 is a diagram showing the structure of this first modification. This modification differs from the second embodiment in the following respects:
- (1) The address generator 23 outputs the address Ai [I(t),I(t-1)] for the real-part table, in which I(t) is the high-order address and I(t-1) the low-order address, and outputs the address Aq [Q(t),Q(t-1)] for the imaginary-part table, in which Q(t) is the high-order address and Q(t-1) the low-order address.
  - (2) A distortion compensation coefficient

conforming to the present amplitude and the amplitude that preceded it is stored in the real-part table and imaginary-part table of the distortion compensation coefficient table 22.

5 Thus, in accordance with the present invention set forth above, frequency asymmetric distortion can be compensated for so that a satisfactory distortion suppression effect can manifest itself. Further, in accordance with the present invention, it is possible to eliminate a variance in the distortion compensation effect caused by individual differences among devices.